This paper describes a Prolog based Block Extraction System (ProBES) which converts a transistor level description of a CMOS circuit into a logic block level description. The operation of ProBES is conceptually similar to that of a circuit extractor. However, whereas a circuit extractor is used to identify circuit primitives such as transistors, resistors and capacitors from the geometrical information in a mask level layout description, ProBES can be used to identify predefined gates and logic blocks in a CMOS transistor network. ProBES operates according to the circuit hierarchy. Basic gates such as inverters, transmission-gates, nands, nors, etc. are identified first. Logic blocks composed of these gates are then identified. More complex blocks which contain blocks already identified are recognized next and so on. ProBES is meant to be used as an aid in the verification of logic design. It can provide a connectivity check for a circuit.
. A system has been implemented to automatically extract logic blocks from a CMOS transistor level description. This process of block extraction is one in a series of progressive steps toward translating the circuit description to a higher level.
The description of the circuit is assumed to be available at the transistor level. Several schemes already exist to extract transistor level interconnectivity information from the mask level layout [2, 3] .
Starting with the description generated by a circuit extractor, we derive a higher level description in the form of an interconnection of functional blocks. Previous work of a related nature has concentrated on the extraction of very basic gates, based purely on topological comparison with reference gates [4, 5, 6] . A generalized approach is outlined in [7, 8] for checking the logical correctness of FET designs through circuit recognition. In [9] a block extraction scheme is described to extract predefined circuit blocks from a SPICE like network description. But, the recognition of blocks is based purely on circuit topology and is accomplished through comparison of reference graphs of logic functions with derived graphs in a circuit. A shortcoming of.methods which rely on a graphical approach is that a test for graph isomorphism establishes topological, not functional equivalence.. As a result, two implementations of the same logic function may be considered different. This imposes a restriction on the designer to create designs which retain a topological correspondence with the original designs. A logic extractor described in [10] translates CMOS transistor level descriptions to [13, 14] . In [15] , a Prolog based approach is described for verifying gate level circuits through symbolic simulation. A Prolog based connectivity checker is described in [16] . Prolog allows a circuit to be described in a manner which is easy to understand. Figure 1 . In this scheme, the Magic system [17] .sire file describing this circuit is shown in Figure   2 (b) and the list of Prolog clauses derived by sim2pro from the .sire file is shown in Figure 2 (c).
. 
Deriving a Node-Oriented Data Structure
The input to the program containing a list of transistors in the circuit describes the circuit in the form of an implicit graph. In order to recognize logic blocks, we need to partition the network described by the transistor netlist. The partitioning step converts the network into smaller subnetworks, the behavior of which can be derived independently.
Each transistor in the circuit stands for an edge in the circuit graph. The input description of the circuit is therefore, a list of edges. Prior to the partitioning procedure, a node-oriented data structure for the graph, consisting of a list of nodes in the circuit along with the connectivity information for each node is derived. This facilitates partitioning.
A node is represented in the following format after processing the transistor list:
node(Nodename, Nodetype, Edgelist, Gatelist) where Nodename is the name of the node in the circuit.
Nodetype is a variable instantiated in a later step to one of the node categories.
Edgelist is the list of edges incident with the node. Gatelist is the list of edges to which the given node is a gate input. The recognition of a functional block is equivalent to satisfying a goal subject to the constraints specified in the rules for that block. In the case above, this particular full-adder is found in the designed circuit if all the gates that compose it are found and are interconnected in the manner specified in the rule. The recognition process involves a search in the database, for components which are specified in the description of a functional block. A functional block may be described both in terms of basic gates as well as other functional blocks. For instance, the multiplier cell of Figure 6 uses the full-adder of Figure 5 and D flip-flops of the kind shown in Figure 7 Figure 8 . The search during the recognition of a functional block is successful when the last clause in its rule is satisfied. In other words, a block is recognized when the last component contained in its structural description is identified in the given circuit.
A clause in the rule for a functional block is constrained by the node interconnection assignments made in previous clauses in the rule. If the search procedure in the recognition of a particular block fails, all the node interconnection assignments done prior to the step at which failure occurs must be undone and alternative assignments explored. The advantage of automatic backtracking is realized here. The procedure seeks all the possible alternatives in terms of the component interconnections to satisfy the recognition rule. If the rule fails completely, an instance of that particular functional block does not exist in the circuit and all node assignments are undone. Figure   6 shows two instances of the same full adder with the order of inputs changed.
THE SPECIFICATION OF RULES FOR GATES AND FUNCTIONAL BLOCKS

RESULTS AND CONCLUSIONS
The block extracting system described in this paper translates a physical description of a CMOS circuit which is in terms of transistor interconnections, to a logic level description which is in terms of interconnections of logic functional blocks. The block extractor operates on a circuit to produce a list of gates and logic blocks in the circuit along with their input and output terminals.
The system is an aid in checking the physical design of a circuit against the intended logic level description. It facilitates the task of network comparison by translating it to a higher level in the circuit hierarchy. Rules describing the logic blocks used in a design should be present in the program database. If an instance of each logic block present in the original design is found in the circuit by the circuit recognition procedure, and the recognized blocks are interconnected correctly, the physical design can be assumed to be logically correct.
The system can also be used to check for the presence of a particular circuit block in the designed cir- Logic blocks in a number of circuits were recognized using the approach described. Sample results for different circuits are shown in Table I . These results show the program performance for a set of circuits whose size covers a moderately broad spectrum. Functional description of the sample circuits mentioned in Table I The run time is also dependent on the size of the program database. As more rules for recognizing logic blocks are added to the database., the time taken to recognize a logic block increases. There is a restriction on the size of gates which can be recognized. This restriction arises from the fact that the number of input assignments to be considered in a gate is n! 
